Projects

True Dual-Port RAM with a Single Clock

This example describes a 64-bit x 8-bit synchronous, true dual-port RAM design with any combination of independent read or write operations in the same clock cycle in Verilog HDL. The design unit dynamically switches between read and write operations with the write enable input of the respective port. Synthesis tools are able to detect RAM designs in the HDL code and automatically infer the altsyncram or altdpram megafunctions depending on the target device architecture.

Figure 1. True Dual-Port RAM with a Single Clock Top-Level Diagram

Figure 1. True Dual-Port RAM with a Single Clock Top-Level Diagram

Table 1 lists the ports of the true dual-port RAM with a single clock design.

Table 1. True Dual-Port RAM with a Single Clock Port Listing
Port Name Type Description
dataa[7:0], datab[7:0] Input 8-bit data inputs of port A and port B
addr_a[5:0], addr_b[5:0] Input 6-bit address inputs of port A and port B
we_a, we_b Input Write enable inputs of port A and port B
clk Input Clock input
q_a[7:0], q_b[7:0] Output

8-bit data outputs of port A and port B



Tags :
4
Your rating: None Average: 4 (2 votes)

Posted by



Sun, 17/04/2011 - 01:46

Share

Collaborate