Hierarchical mixed-level simulation of VHDL descriptions

We present a hierarchical multilevel VHDL simulator for large systems described at the transistor, gate and higher levels. We exploit the hierarchy and regularity in VHDL descriptions to reduce the memory requirements drastically. The simulation algorithm handles MOS digital designs with bidirectional signal flow. We have augmented VHDL descriptions with signal strengths and timing; and also proposed a method to extend VHDL to accept transistor-level descriptions. Simulation results are provided for sample VHDL circuits

Tags :
Your rating: None Average: 4 (2 votes)